

TQMa62xxL Preliminary User's Manual

TQMa62xxL UM 0001 30.11.2023





TABLE OF CONTENTS

1.	ABOUT THIS MANUAL	
1.1	Copyright and license expenses	1
1.2	Registered trademarks	1
1.3	Disclaimer	1
1.4	Imprint	1
1.5	Tips on safety	
1.6	Symbols and typographic conventions	
1.7	Handling and ESD tips	
1.8	Naming of signals	
1.9	Further applicable documents / presumed knowledge	
2.	BRIEF DESCRIPTION	
3.	ELECTRONICS	
3.1	System overview	5
3.1.1	System architecture / block diagram	
3.1.2	Functionality	
3.1.3	Pin multiplexing	
3.2	System components	6
3.2.1	Processor derivatives	
3.2.2	Booting	7
3.2.2.1	Boot source	
3.2.2.2	Boot device eMMc	
3.2.2.3	Boot device NOR-flash	
3.2.3	Memory	
3.2.3.1	LPDDR4 SDRAM	9
3.2.3.2	eMMC	9
3.2.3.3	NOR-Flash	10
3.2.3.4	EEPROMs	10
3.2.4	Clock supply	10
3.2.5	RTC	11
3.2.6	Secure Element	12
3.2.7	Temperature sensor	
3.2.8	Interfaces	
3.2.8.1	GPIO	
3.2.8.2	JTAG	
3.2.8.3	I ² C	
3.2.8.4	UART	
3.2.8.5	EXTINT#	
3.2.9	Reset	
3.2.9.1	Reset Options (Input)	
3.2.9.1.1	TQMa62xxL_HARD_RST#	
3.2.9.1.3	MCU_PORz	
3.2.9.1.4	MCU_RESETz	
3.2.9.1.5	RESET_REQz	
3.2.9.2	Reset Status (Output)	
3.2.9.2.1 3.2.9.2.2	PORz_OUT MCU_RESETSTATz	
3.2.9.2.3	RESETSTATZ	
3.2.9.3	Control signals	
3.2.9.3.1	TQMa62xxL_PGOOD	
3.2.9.3.2	VSEL SD	
3.2.10	Watchdog	
3.2.11	Power supply	
3.2.11.1	Main power supply	
3.2.11.2	Overview TQMa62xxL supply	
3.2.11.3	Power sequenzing	
3.2.11.4	Power modes	
3.2.11.5	Power consumption	
3.3	TQMa62xxL interface	
3.3.1	Pin assignment	18
3.3.2	Pinout TQMa62xxL	20
4	SOFTWARE	38



5.	MECHANICS	39
5.1	TQMa62xxL dimensions and footprint	39
5.2	TQMa62xxL component placement and labeling	40
5.3	Protection against external effects	40
5.4	Thermal management	40
5.5	Structural requirements	41
5.	SAFETY REQUIREMENTS AND PROTECTIVE REGULATIONS	42
5.1	EMC	42
5.2	ESD	42
5.3	Operational safety and personal security	42
5.4	Climatic and operational conditions	42
5.5	Intended Use	
5.6	Export Control and Sanctions Compliance	43
5.7	Warranty	43
5.8	Reliability and service life	43
5.9	Environment protection	43
5.9.1	RoHS	43
5.9.2	WEEE [®]	43
5.10	REACH®	43
5.11	EuP	44
5.12	Statement on California Proposition 65	44
5.13	Battery	
5.14	Packaging	44
5.15	Other entries	44
7.	APPENDIX	45
7.1	Acronyms and definitions	45
7.2	References	47



TABLE DIRECTORY

Table 1:	Terms and Conventions	2
Table 2:	AM62x derivatives (Source: Texas Instruments)	6
Table 3:	Selecting the General Boot Configuration	7
Table 4:	Boot device selection eMMC	8
Table 5:	Selection of the boot device NOR flash	8
Table 6:	eMMC Flash modes	9
Table 7:	NOR-Flash modes	10
Table 8:	JTAG signals	13
Table 9:	I2C address assignment on the module	13
Table 10:	I2C address assignment on the moduleSupply voltages	16
Table 11:	Current consumption TOMa62xx	18
Table 12:	Pinout	20
Table 13:	Climate and operational conditions industrial temperature range	
Table 14:	Acronyms	45
Table 15:	Further applicable documents	



FIGURE DIRECTORY

Figure 1:	Block diagram AM62x	∠
Figure 2:	Block diagram TQMa62xxLBlock diagram boot strapping	5
Figure 3:	Block diagram boot strapping	7
Figure 4:	Block diagram DDR3L SDRAM connection	9
Figure 5:	Block diagram DDR3L SDRAM connection Block diagram eMMC flash interface Block diagram NOR-Flash	9
Figure 6:	Block diagram NOR-Flash	10
Figure 7:	Block diagram clock supply Block diagram RTC Block diagram SEC	10
Figure 8:	Block diagram RTC	11
Figure 9:	Block diagram SEC	12
Figure 10:	Block diagram JTAG	12
Figure 11:	Block diagram I2C bus on the TQMa62xx	13
Figure 12:	Block diagram Reset	14
Figure 13:	Block diagram power supply	16
Figure 14:	Recommended power up sequence	17
Figure 15:	Pad placement	19
Figure 16:	Dimensions TQMa62xxL	39
Figure 17:	TOMa62xxL top view	40

REVISION HISTORY

Rev.	Date	Name	Pos.	Modification
0001	30.11.2023	M. Kreuzer	All	Initial release



1. ABOUT THIS MANUAL

1.1 Copyright and license expenses

Copyright protected © 2023 by TQ-Systems GmbH.

This Preliminary User's Manual may not be copied, reproduced, translated, changed or distributed, completely or partially in electronic, machine readable, or in any other form without the written consent of TQ-Systems GmbH.

The drivers and utilities for the components used as well as the BIOS are subject to the copyrights of the respective manufacturers. The licence conditions of the respective manufacturer are to be adhered to.

Bootloader-licence expenses are paid by TQ-Systems GmbH and are included in the price.

Licence expenses for the operating system and applications are not taken into consideration and must be calculated / declared separately.

1.2 Registered trademarks

TQ-Systems GmbH aims to adhere to copyrights of all graphics and texts used in all publications, and strives to use original or license-free graphics and texts.

All brand names and trademarks mentioned in this Preliminary User's Manual, including those protected by a third party, unless specified otherwise in writing, are subjected to the specifications of the current copyright laws and the proprietary laws of the present registered proprietor without any limitation. One should conclude that brand and trademarks are rightly protected by a third party.

1.3 Disclaimer

TQ-Systems GmbH does not guarantee that the information in this Preliminary User's Manual is up-to-date, correct, complete or of good quality. Nor does TQ-Systems GmbH assume guarantee for further usage of the information. Liability claims against TQ-Systems GmbH, referring to material or non-material related damages caused, due to usage or non-usage of the information given in this Preliminary User's Manual, or due to usage of erroneous or incomplete information, are exempted, as long as there is no proven intentional or negligent fault of TQ-Systems GmbH.

TQ-Systems GmbH explicitly reserves the rights to change or add to the contents of this Preliminary User's Manual or parts of it without special notification.

Important Notice:

Before using the Starterkit MBa62xx or parts of the schematics of the MBa62xx, you must evaluate it and determine if it is suitable for your intended application. You assume all risks and liability associated with such use. TQ-Systems GmbH makes no other warranties including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose. Except where prohibited by law, TQ-Systems GmbH will not be liable for any indirect, special, incidental or consequential loss or damage arising from the usage of the Starterkit MBa62xx or schematics used, regardless of the legal theory asserted.

1.4 Imprint

TQ-Systems GmbH Gut Delling, Mühlstraße 2

D-82229 Seefeld

Tel: +49 8153 9308–0
Fax: +49 8153 9308–4223
E-Mail: Info@TQ-Group
Web: TQ-Group



1.5 Tips on safety

Improper or incorrect handling of the product can substantially reduce its life span.

1.6 Symbols and typographic conventions

Table 1: Terms and Conventions

Symbol	Meaning
	This symbol represents the handling of electrostatic-sensitive devices and / or components. These components are often damaged / destroyed by the transmission of a voltage higher than about 50 V. A human body usually only experiences electrostatic discharges above approximately 3,000 V.
4	This symbol indicates the possible use of voltages higher than 24 V. Please note the relevant statutory regulations in this regard. Non-compliance with these regulations can lead to serious damage to your health and also cause damage / destruction of the component.
<u>^</u>	This symbol indicates a possible source of danger. Acting against the procedure described can lead to possible damage to your health and / or cause damage / destruction of the material used.
<u>^i</u>	This symbol represents important details or aspects for working with TQ-products.
Command	A font with fixed-width is used to denote commands, file names, or menu items.

1.7 Handling and ESD tips

General handling of your TQ-products



The TQ-product may only be used and serviced by certified personnel who have taken note of the information, the safety regulations in this document and all related rules and regulations.

A general rule is: do not touch the TQ-product during operation. This is especially important when switching on, changing jumper settings or connecting other devices without ensuring beforehand that the power supply of the system has been switched off.

Violation of this guideline may result in damage / destruction of the TQMa62xxL and be dangerous to your health.

Improper handling of your TQ-product would render the guarantee invalid.

Proper ESD handling



The electronic components of your TQ-product are sensitive to electrostatic discharge (ESD). Always wear antistatic clothing, use ESD-safe tools, packing materials etc., and operate your TQ-product in an ESD-safe environment. Especially when you power up the TQMa62xxL or the Starterkit, change jumper settings, or connect other devices.



1.8 Naming of signals

A hash mark (#) at the end of the signal name indicates a low-active signal.

Example: RESET#

If a signal can switch between two functions and if this is noted in the name of the signal, the low-active function is marked with a hash mark and shown at the end.

Example: C / D#

If a signal has multiple functions, the individual functions are separated by slashes when they are important for the wiring. The identification of the individual functions follows the above conventions.

Example: WE2# / OE#

1.9 Further applicable documents / presumed knowledge

• Specifications and manuals of the modules used:

These documents describe the service, functionality and special characteristics of the module used (incl. BIOS).

• Specifications of the components used:

The manufacturer's specifications of the components used, for example CompactFlash cards, are to be taken note of. They contain, if applicable, additional information that must be taken note of for safe and reliable operation. These documents are stored at TQ-Systems GmbH.

Chip errata:

It is the user's responsibility to make sure all errata published by the manufacturer of each component are taken note of. The manufacturer's advice should be followed.

• Software behaviour:

No warranty can be given, nor responsibility taken for any unexpected software behaviour due to deficient components.

• General expertise:

Expertise in electrical engineering / computer engineering is required for the installation and the use of the device.

The following documents are required to fully comprehend the following contents:

- MBa62xx circuit diagram
- MBa62xx User's Manual
- Sitara™ AM62x Data Sheet

• U-Boot documentation: <u>www.denx.de/wiki/U-Boot/Documentation</u>

• PTXdist documentation: <u>www.ptxdist.de</u>

• TQ-Support Wiki: support.tq-group.com/doku.php?id=en:arm:tqmax62xx



2. BRIEF DESCRIPTION

The TQMa62xxL is a universal TQ-LGA mini module based on the TI Sitara family AM62x with ARM Cortex A53 and Cortex M4F cores.

This Preliminary User's Manual describes the hardware of the TQMa62xxL Rev.010x and refers to some software settings. It does not replace the AM62x Reference Manual (2).




Figure 1: Block diagram AM62x (Source: <u>Texas Instruments</u>)

All useful AM62x signals are routed to the TQMa62xxL LGA pads. There are no restrictions for customers using the TQMa62xxL with respect to an integrated customised design.

Please take note of that not all interfaces can be used simultaneously.



3. **ELECTRONICS**

The information provided in this User's Manual is only valid in connection with the tailored boot loader, which is preinstalled on the TQMa62xxL, and the BSP provided by TQ-Systems GmbH, see also section 4.

3.1 System overview

3.1.1 System architecture / block diagram




Figure 2: Block diagram TQMa62xxL

3.1.2 Functionality

The following key functions are implemented on the TQMa62xxL:

- Mini module with form factor 38 mm x 38 mm
- AM62x CPU (up to 4 x A53 and/ 1 x M4F)
- 16-bit LPDDR4 memory
- 1x eMMC NAND-Flash 5.1
- 1x QSPI-NOR-Flash (optional)
- Clock supply
- EEPROM (optional)
- Real-time clock (optional)
- Secure Element chip (optional)
- Temperature sensor (optional)
- EEPROM (TQ-Data)
- Supervisor
- Single Power Supply 3.3 V
- Availability of all essential signals of the CPU at the LGA pads



3.1.3 Pin multiplexing

The pin multiplexing of the AM62x permits to use many pins for different interfaces. The information provided in this User's Manual is based on the <u>BSP provided by TQ-Systems GmbH</u>.

Attention: Destruction or malfunction



Many AM62x pins can be configured as different function.

Please take note of the information in the AM62 data sheet (1) concerning the configuration of these pins before integration / start-up of your carrier board / Starter kit.

Please also take note of the latest AM62x errata (3).

3.2 System components

3.2.1 Processor derivatives

Depending on the TQMa62xxL version, one of the following AM62x derivatives is assembled: $AM6254 \,/\, AM6252 \,/\, AM6251 \,/\, AM6234 \,/\, AM6232 \,/\, AM6231$

Table 2: AM62x derivatives (Source: Texas Instruments)

EEATUREO	REFERENCE	AM625		AM623			
FEATURES	NAME	AM6254	AM6252	AM6251	AM6234	AM6232	AM6231
CTRLMMR_WKUP_JTAG_DEVICE_ID[31:13] DEVICE_ID register bit field value ⁽¹⁾		C: 0x1D123 G: 0x1D127	C: 0x1D0A3 G: 0x1D0A7	G: 0x1D067	C: 0x1D103 G: 0x1D107	C: 0x1D083 G: 0x1D087	G: 0x1D047
PROCESSORS AND ACCELERATORS	}	•		•			
Speed Grades (See Table 7-1)				T, S,	K, G		
Arm Cortex-A53 Microprocessor Subsystem	Arm A53	Quad Core	Dual Core	Single Core	Quad Core	Dual Core	Single Core
Arm Cortex-M4F in MCU domain	Arm M4F	Single Core Functional Safety Optional ⁽⁵⁾					
3D Graphics Engine (OpenGL ES 3.1, Vulkan 1.2)	3D Graphics engine	Yes	Yes	Yes	No	No	No
Device Management Subsystem	WKUP_R5F			Single	e core		
Crypto Accelerators	Security			Y	es		
PROGRAM AND DATA STORAGE							
On-Chip Shared Memory (RAM) in MAIN Domain	OCSRAM			64KB (with S	ECDED ECC)		
On-Chip Shared Memory (RAM) in M4F Domain	MCU_MSRAM			256	6KB		
DDR4/LPDDR4 DDR Subsystem	DDRSS	16-l	oit data with inline	e ECC; up to 8G	B using DDR4 or	4GB using LPD	DR4
General-Purpose Memory Controller	GPMC			Up to 1GE	with ECC		
PERIPHERALS							
Display Subsystem	DSS	1x DPI 1x LVDS					
Modular Controller Area Network Interface with Full CAN-FD Support	MCAN	3					
General-Purpose I/O	GPIO			Up to	170		
Inter-Integrated Circuit Interface	I2C			(6		
Multichannel Audio Serial Port	MCASP			;	3		
Multichannel Serial Peripheral Interface	MCSPI			!	5		
Multi-Media Card/ Secure Digital Interface	MM/CSD				C (8-bits)		
Flash Subsystem (FSS) ⁽²⁾	OSPI0/QSPI0				s ⁽²⁾		
Programmable Real-Time Unit Subsystem ⁽³⁾	PRUSS			2x PRU Cor	es (Optional)		
Industrial Communication Subsystem Support ⁽⁴⁾	PRUSS			N	lo		
Gigabit Ethernet Interface	CPSW3G			Y	es		
General-Purpose Timers	TIMER	12 (4 in MCU Channel)					
Enhanced Pulse-Width Modulator Module	EPWM	3					
Enhanced Capture Module	ECAP	3					
Enhanced Quadrature Encoder Pulse Module	EQEP	3					
Universal Asynchronous Receiver and Transmitter	UART	9					
CSI2-RX Controller with DPHY	CSI-RX	1					
USB2.0 Controller with PHY	USB 2.0	2					



3.2.2 Booting

3.2.2.1 Boot source

The boot source is selected via the boot strapping pins of the AM62x. The signals are directly routed to the module connectors and will be available again as GPIO after reading the boot configuration.

After the release of MCU_PORz the boot configuration is read in at the BOOTMODE[15:0] pins. Independent of the boot device, the ROM bootloader is executed first, which assists in reading and executing the application code. The data can be read and loaded either directly from the memory device or by a peripheral.

The following figure shows the implementation of boot strapping on the module:




Figure 3: Block diagram boot strapping

According to the Reference Manual (2) the general boot configuration at the TQMa62xxL can be set as follows:

Table 3: Selecting the General Boot Configuration

Boot configuration pin	Setting	TQMa62xxL
BOOTMODE[15:14]	Reserved, fixed to 0	00
BOOTMODE[13:10]	Select the backup boot mode, if primary boot device failed	Don't care
BOOTMODE[9:3]	See following chapters for boot devices	-
	Ref Clock Select:	
	000 = 19.2 MHz	
	001 = 20 MHz	
	010 = 24 MHz	
BOOTMODE[2:0]	011 = 25 MHz	011
	100 = 26 MHz 101 = 27 MHz	
	110 = Reserved	
	111 = Reserved	

Attention: Malfunction



All BOOTMODE[15:00] signals must have either a pullup (to V_1V8) or pulldown (to Ground). Undefined levels can lead to a malfunction during booting.



3.2.2.2 Boot device eMMc

Table 4: Boot device selection eMMC

Boot configuration pin	Setting	TQMa62xxL
BOOTMODE[9]	Port: MMCSD Port 0 (8 bit width)	
BOOTMODE[9]	This bit must be set to 0	
BOOTMODE[8]	Reserved	000
BOOTMODE[7]	0 = Filesystem Mode	
BOOTMODE[7]	1 = Raw Mode	
	Primary Boot Mode:	
	0000 = Reserved	
	0001 = OSPI	
	0010 = QSPI	
	0011 = SPI	
	0100 = Ethernet RGMII	
	0101 = Ethernet RMII	
	0110 = I2C	
BOOTMODE[6:3]	0111 = UART	1000
	1000 = MMCSD boot	
	1001 = eMMC	
	1010 = USB	
	1011 = GPMC NAND	
	1100 = GPMC NOR	
	1101 = PCle	
	1110 = xSPI	
	1111 = No-boot/Dev boot	

3.2.2.3 Boot device NOR-flash

Table 5: Selection of the boot device NOR flash

Boot configuration pin	Setting	TQMa62xxL
BOOTMODE9	Reserved, fixed to 0	Don't Care
	SPI mode:	
BOOTMODE8	0 = SPI Mode 0	1
	1 = SPI Mode 3	
	Chip-Select:	
BOOTMODE7	0 = Boot-Flash is on CS0	0
	1 = Boot-Flash is on CS1	
	Primary Boot Mode:	
	0000 = Reserved	
	0001 = OSPI	
	0010 = QSPI	
	0011 = SPI	
	0100 = Ethernet RGMII	
	0101 = Ethernet RMII	
	0110 = I2C	
BOOTMODE[6:3]	0111 = UART	0011
	1000 = MMCSD card	
	1001 = eMMC	
	1010 = USB	
	1011 = GPMC NAND	
	1100 = GPMC NOR	
	1101 = PCle	
	1110 = xSPI	
	1111 = No-boot/Dev boot	

Further boot configurations can be found in the Reference Manual (2).

Besides the mentioned boot configurations above, it is recommended to consider an alternative boot source during development, e.g. USB boot or no-boot mode for JTAG debug.



Note: Update



When designing a mainboard, it is recommended to plan a redundant update concept for software updates in the field. Furthermore, it is recommended to switch the conversion of the boot strap pins to high impedance after reading in.

3.2.3 Memory

3.2.3.1 LPDDR4 SDRAM

The TQMa62xxL has an LPDDR4 memory with the use of in-line ECC:

- 16-bit bus width with optional ECC (8-bit data + 8-bit ECC)
- Up to 1600 Mbps = 800 MHz
- 1 GByte (=8 Gbit) / 2 GByte (=16 Gbit)




Figure 4: Block diagram DDR3L SDRAM connection

3.2.3.2 eMMC

An eMMC is available to the TQMa62xxL as non-volatile data memory for programs and data (e.g. boot loader, operating system). The used MMC0 signals are not available to the Pinout.

- MMC0 Interface is connected to the eMMC Flash
- 8 / 16 / 32 / 64 GByte




Figure 5: Block diagram eMMC flash interface

The TQMa62xxL supports the following transmission modes:

Table 6: eMMC Flash modes

Mode	1-bit	4-bit	8-bit	Note
Default Speed	n/a	n/a	n/a	
High Speed	n/a	n/a	Yes	Boot process
HS200	n/a	n/a	Yes	U-boot / Linux
HS400	n/a	n/a	n/a	MMCSD not supported features



3.2.3.3 NOR-Flash

A NOR-Flash on the TQMa62xxL is available as non-volatile memory. The used OSPI0 signals are not available to the pinout.

- OSPI0 Interface is connected to the NOR Flash
- The NOR-Flash variants Quad SPI Flash and Octal SPI Flash are usable
- 512 / 1024 / 2048 Mbit




Figure 6: Block diagram NOR-Flash

The NOR-Flash variants Quad SPI Flash and Octal SPI Flash are usable. The TQMa62xxL supports the following transmission modes:

Table 7: NOR-Flash modes

Mode	Read	Write	Note
Extended SPI (SDR)	1-4-4	1-4-4	Clock = max. 83.33 MHz

3.2.3.4 EEPROMs

I²C EEPROMs are provided on the TQMa62xxL for non-volatile storage. A distinction is made here between:

- Customer data, freely accessible
- TQ manufacturing data (Serial Number, MAC, ...)

All I²C slave address and bus structure are summarized in chapter 3.2.8.3.

3.2.4 Clock supply

The clock supply of the TQMa62xxL is represented as follows:




Figure 7: Block diagram clock supply



To get the module executable only with a 3.3 V supply, MCU_OSCO_XO / XI and WKUP_LFOSC_XO / XI were implemented as clock on the module. The remaining clock inputs can either be derived from the system clock or fed externally via the module connectors, as an example the following clocks can be fed externally:

- EXT_REFCLK1
- MCU_EXT_REFCLK0 (optional external System Clock inputs)
- CPTS0_RFT_CLK (optional CPTS Reference Clock input)
- AUDIO_EXT_REFCLKO/1 (optional, External Clock input to McASP)

Further information can be obtained from the associated data sheets (1).

3.2.5 RTC

An optional RTC (NXP PCF85063A) can be equipped on the TQMa62xx. The connection is realized as follows:

- The RTC can be supplied from the base board via V_RTC_IN. V_RTC_IN = 2.0 V to 5.5V
- RTC_INT# and RTC_CLKOUT is accessible at the module connectors.
- RTC_CLKOUT is only activated as soon as the TQMa62xxL is supplied with V_3V3_IN.
- I2C is connected via I2C0 (I²C addresses are described in chapter 3.2.8.3)




Figure 8: Block diagram RTC

Note: Equipping the base board



The RTC is supplied internally by a LDO (1.8V) via V_RTC_IN. This allows the user an easy use of Gold-Caps or Coin cells on the main board.



3.2.6 Secure Element

A Secure Element Chip can optionally be fitted on the TQMa62xx. The connection can be seen in the following figure:




Figure 9: Block diagram SEC

The SE050E2HQ1/Z01Z3 from NXP is used as the secure element. All I²C addresses are described in chapter 3.2.8.3.

3.2.7 Temperature sensor

A temperature sensor (TI TMP1075DSGR) is placed on the TQMa62xxL to monitor the module temperature. The over temperature output (TEMP_ALERT) of the sensor is available at the module connectors as an open drain output. The I^2C addresses are described in chapter 3.2.8.3.

3.2.8 Interfaces

In general, except for the memory connection, all IO pins of the CPU are provided at the module connectors. For further information about the interfaces and the pin multiplexing refer to the CPU Reference Manual (2).

3.2.8.1 GPIO

Besides their interface function, most AM62x pins can also be used as GPIOs. Details are to be taken from the AM62x Data Sheet (1).

3.2.8.2 JTAG

The CPU has a JTAG interface that is directly accessible at the module connectors. The following default configuration is provided on the TQMa62xxL:




Figure 10: Block diagram JTAG



The following table shows the signals used by the JTAG interface.

Table 8: JTAG signals

Signal / Multiplexing	I/O	Power domain	Note
TCK	1	VDDSHV_MCU (1,8 V)	10 kΩ Pull-up on module
TDI	1		10 kΩ Pull-up on module
TDO	OZ		Three-state output
TMS	1		10 kΩ Pull-up on module
TRST#	1		4.7 k Ω Pull-up on module
EMU[1:0]	Ю		Optional signals, not required for JTAG

For more information please refer to the Reference Manual (2).

3.2.8.3 I²C

The accessible I^2C buses depend on the pin multiplexing. To use the internal I^2C devices, the I^2C bus is permanently provided on the TQMa62xx. The following devices are connected to the module:




Figure 11: Block diagram I2C bus on the TQMa62xx

Table 9: I2C address assignment on the module

Bus	Component	Address	Note
	Temperature sensor TMP1075	0x4A / 0b100 1010	
	EEPROM M24C02	0x50 / 0b101 0000	TQ-Data
	EEPROM M24C64	0x54 / 0b101 0100	Customer EEPROM
I2C0	RTC PCF85063ATL	0x51 / 0b101 0001	
	SEC	0x48 / 0b100 1000	
	PMIC TPS6521902	0x30 / 0b011 0000	

If additional devices should be connected to this bus, optional external pullups should be provided to improve the rise / fall times. I2C0 relates to 1.8V.

3.2.8.4 UART

UART0 is routed to the TQMa62xxL pins as primary function.

3.2.8.5 EXTINT#

The signal EXTINT# of the AM62x is routed to TQMa62xxL pin X2-B32 as primary function.



3.2.9 Reset

The following figure describes the implementation of the reset structure of the TQMa62xxL:




Figure 12: Block diagram Reset

3.2.9.1 Reset Options (Input)

3.2.9.1.1 TQMa62xxL_HARD_RST#

The input signal TQM62xxL_HARD_RST# is used to control the entire module. Coming from the module connectors a reset with power cycle of the module is executed. As soon as the signal becomes HIGH, the power-up sequencing takes place after a delay of approx. 200 ms.

Per default the signal is connected with a pullup to V_3V3_IN (3.3 V), therefore only a LOW can reset the module with power cycle.

3.2.9.1.2 TQMa62xxL_PWRBT#

The input signal TQMa62xxL_PWRBT# is used to control the entire module. Coming from the module connector an ON/OFF request at the PMIC is performed by the signal. An 8 s LOW level event leads to an OFF request of the PMIC. A 600 ms HIGH level event leads to an ON request of the PMIC.

It must be ensured that the "First Supply Detection" is activated on the PMIC. The TQMa62xxL_PWRBT# signal is only ignored during the first power-up of the module.

Per default the signal is connected with a pullup to V_3V3_IN (3.3 V), therefore only a LOW can reset the module with power cycle.



3.2.9.1.3 MCU_PORz

The MCU_PORz signal is used to control a cold reset. Between the module connector signal MCU_PORz and the AM62x MCU_PORz signal is an AND element and a PMIC, which keeps the signal at LOW during power sequencing and pulls it HIGH afterwards.

By default the signal is connected with a pullup to 1.8 V, so only a LOW can trigger a cold reset of the module.

3.2.9.1.4 MCU_RESETz

The MCU_RESETz signal is used to control a warm reset of the MCU domain of the AM62x.

By default the signal is connected to a pullup to 1.8 V, so only a LOW can trigger a warm reset of the MCU domain on the module.

3.2.9.1.5 RESET_REQz

The RESET_REQz signal is used to control a warm reset of the main domain of the AM62x.

By default the signal is connected to a pullup to 1.8 V, so only a LOW can trigger a warm reset of the main domain on the module.

3.2.9.2 Reset Status (Output)

3.2.9.2.1 PORz_OUT

The PORz_OUT signal serves as status signal for a cold reset of the main domain of the AM62x.

By default the signal is driven via a buffer with 1.8 V.

3.2.9.2.2 MCU_RESETSTATz

The MCU_RESETSTATz signal serves as a status signal for a warm reset of the MCU domain.

By default the signal is connected with a pulldown to ground.

3.2.9.2.3 RESETSTATz

The RESETSTATz signal serves as a status signal for a warm reset of the main domain.

By default the signal is connected with a pulldown to ground.

3.2.9.3 Control signals

3.2.9.3.1 TQMa62xxL_PGOOD

TQMa62xxL_PGOOD serves as a status signal to the base board that the voltages on the main board can now be switched on. Power GOOD (PGOOD) is only active when the power sequencing on the module has been successfully completed.

3.2.9.3.2 VSEL_SD

VSEL_SD is used to select the V_VDDSHV5 supply voltage:

- LOW: V_VDDSHV5 = 1.8 V
- HIGH: V_VDDSHV5 = 3.3 V

By default the signal is connected with a pullup to 3.3 V, thus initially V_VDDSHV5 is always supplied with 3.3 V.

3.2.10 Watchdog

The AM62 provides a Watchdog Timer. If the Watchdog Timer is active and not reset within the specified time, triggers a Warm-Reset. For more information, refer to the AM62 Reference Manual (2).



3.2.11 Power supply

3.2.11.1 Main power supply

The main supply of the TQMa62xxL is defined to typ. 3.3 V. By applying the 3.3 V voltage the module generates all required voltages.




Figure 13: Block diagram power supply

3.2.11.2 Overview TQMa62xxL supply

The following table shows all relevant supply voltages of the TQMa62xxL.

Table 10: Supply voltages

Module pin / Signal	Voltage	Current	Use
V_3V3_IN	3.201 V to 3.399 V	see Table 11	Input: module supply
V_3V3	3.201 V to 3.399 V	max. 100 mA	Output
V_1V8	1.746 V to 1.854 V	max. 100 mA	Output: for boot configuration
V_VDDSHV5	1.8 V / 3.3 V	< 10 mA	Output: MMC1 IO-Bank supply
V_RTC_IN	2.0 V to 5.5 V	See 3.2.5	Input: supply for module RTC
V_VPP	1.8 V	max. 400 mA	Input: supply for eFuse programming
USB0_VBUS USB1_VBUS	typ. 5 V	< 1 mA	Input: Used to detect the USB-VBUS voltage and is usually supplied with the VBUS voltage switched by the USB host. External circuitry is required – see (2).

Attention: Malfunction



If the absolute maximum voltages of the CPU are exceeded, malfunctions and component failures may occur. The mentioned outputs may not be supplied externally under any circumstances.



3.2.11.3 Power sequenzing

After switching on the module supply V_3V3_IN and TQMa62xxL_HARD_RST# to HIGH the power-up sequence starts. With completion of the power sequencing the supply of the external mainboard components is signaled via TQM62xxL_PGOOD. The following figure shows the chronological sequence of the signals involved.




Figure 14: Recommended power up sequence

Attention: Malfunction



To avoid cross-supply and errors in the power-up sequence, no I/O pins may be driven by external components until the power-up sequence is completed. The end of the power-up sequence is signaled by a high level of the TQM62xxL_PGOOD signal.

3.2.11.4 Power modes

The TQMa62xxL has the following power modes:

• Active Mode - The module is powered and everything is active.

Depending of the CPU, the following low power modes can be provided:

- Deep Sleep Mode
 - o Module is completely powered
 - All power domains except GP_Core_CTL and all clocks OFF
 - o DDR interface in self-refresh
- MCU Only
 - o Module is completely supplied
 - All power domains except GP_Core_CTL and all clocks ON
 - o DDR interface in self-refresh
- Standby
 - o Module is completely supplied
 - o All power domains and clocks ON
 - o DDR interface in self-refresh



More information can be found in the AM62x Reference Manual (2).

Independent of the CPU, the following low power modes can be provided:

- Module RTC Mode
 - o Module is no longer supplied via V_3V3_IN
 - Only the V_RTC_IN remains supplied and active
 - o The current consumption is then only determined by the current consumption of the RTC.
- Self-Refresh Mode (Suspend to RAM)
 - o The LPDDR4 memory can be put into self-refresh mode by an SRE command.
 - o IDD6 is specified in self-refresh, typ. current consumption at 25 °C ambient temperature is approx. 0.4 mA to 2.7 mA

3.2.11.5 Power consumption

The following table lists some technical parameters of the module supply. The specified current consumptions are to be regarded as a guide value. Since the current consumption of the TQMa62xxL can differ greatly depending on the application, modes and operating system, the values listed here should only be used for a performance estimate.

Table 11: Current consumption TQMa62xxL

TQMa62xxL		
Current consumption Power OFF	TBD mA	TQMa62xxL_HARD_RST# = LOW
Current consumption Reset mode	TBD mA	MCU_PORz = LOW
Current consumption Power Down	TBD mA	TQMa62xxL_PWRBT# = LOW
Current consumption theoretical worst case	2.4 A	Current consumption @ 3.3 V
Current consumption U-Boot prompt	TBD mA	U-Boot Idle
Current consumption Linux prompt	TBD mA	Linux Idle
Current consumption Linux (stressapptest -W -s 31536000 -M 256 -m 4 -C 4 -i 4 stress-ngcpu-load 100cpu 4timeout 31536000)	TBD mA	Higher current consumption must be expected when using additional interfaces in parallel

3.3 TQMa62xxL interface

3.3.1 Pin assignment

The TQMa62xxL has a total of 366 LGA pads. By using the LGA design, the module is soldered on once and thus has a permanent, stable connection to its peripherals. Removing the module from its soldered-on position is not possible without further ado, is not recommended and can lead to a reduction in service life or to its destruction.

The electrical and pin characteristics are to be taken from the AM62x datasheet / manual (1)(2)

Attention: Destruction or malfunction



The multiple pin configurations of all AM62x internal function units must be taken note of. The pin assignment shown in Figure 15 refers to the corresponding BSP provided by TQ-Systems GmbH. Table 12 shows all pin multiplexing options.





Figure 15: Pad placement



3.3.2 Pinout TQMa62xxL

Table 12: Pinout

	: Pinout			
Module Pad	Signal	CPU BALL	Ю	Description / Usage
	VOLTO BOLK	Main Domain		
	VOUTO_PCLK		0	-
	GPMC0_A19		OZ	-
	PRO_PRU1_GPO19		0	-
D22	PRO_PRU1_GPI19	1624	<u> </u>	-
P22	UART2_CTSn	AC24	10	-
	PRO_PRUO_GPO19		IO .	-
	PRO_PRUO_GPI19		I 10	-
	GPIO0_64 PR0_ECAP0_IN_APWM_OUT		10	-
	VOUTO_HSYNC		0	-
	GPMC0_A16		OZ	
	PRO_PRU1_GPO15		0	1
	PRO_PRU1_GPI15		I	1
N21	UART3_RTSn	AB24	0	
	PRO_PRUO_GPO6		10	1
	PRO_PRUO_GPI6		I	
	GPIO0_61		IO	1
	VOUTO_VSYNC		0	1
	GPMC0_A18		OZ	1
	PRO_PRU1_GPO18		0	1
	PRO_PRU1_GPI18			-
N22	UART2_RTSn	AC25	0	-
	PRO_PRUO_GPO18		10	-
	PRO_PRUO_GPI18			1
	GPIO0_63		10	-
	VOUTO_DE		0	1
	GPMC0_A17		OZ	
	PR0_PRU1_GPO17		0	
	PRO_PRU1_GPI17		ı	IO Muxing Options
M21	UART3_CTSn	Y20	i	To Maxing options
	PR0_PRU0_GPO7		IO	
	PRO_PRUO_GPI7		ı	
	GPIO0_62		10	
	VOUTO_DATA0		0	
	GPMC0_A0		OZ	
	PR0_PRU1_GPO0		0	
1420	PR0_PRU1_GPI0	1122	ı	
M20	UART2_RXD	U22	ı	
	PR0_PRU0_GPO8		Ю	
	PRO_PRUO_GPI8		I]
	GPIO0_45		Ю	
	VOUT0_DATA1		0	
	GPMC0_A1		OZ	
	PR0_PRU1_GPO1		0	
L20	PR0_PRU1_GPI1	V24	ı	
LZU	UART2_TXD	V 24	0	
	PR0_PRU0_GPO9		10	
	PRO_PRUO_GPI9		ı	
	GPIO0_46		10	
	VOUT0_DATA2		0	
	GPMC0_A2		OZ	
	PR0_PRU1_GPO2		0	
L19	PR0_PRU1_GPI2	W25	Ι	
LID	UART3_RXD	VV23	I	
	PR0_PRU0_GPO10		Ю	
	PRO_PRUO_GPI10		I	
	GPIO0_47		10	



Madula Pad	Cianal	CDLLBALL	10	Description / Usage
Module Pad	Signal VOUT0_DATA3	CPU BALL	10 0	Description / Usage
	GPMC0_A3		OZ	-
	PR0_PRU1_GPO3		0	-
	PRO_PRU1_GPI3			-
K19	UART3_TXD	W24	0	-
				-
	PRO_PRUO_GPO11		IO I	-
	PRO_PRUO_GPI11		IO	-
	GPIO0_48 VOUT0_DATA4		0	-
			OZ	-
	GPMC0_A4			-
	PRO_PRU1_GPO4		0	-
K18	PRO_PRU1_GPI4	Y25	<u> </u>	-
	UART4_RXD		10	-
	PRO_PRUO_GPO12		IO .	-
	PRO_PRUO_GPI12		10	-
	GPIO0_49		10	-
	VOUTO_DATA5		0	4
	GPMC0_A5		OZ	-
	PR0_PRU1_GPO5		0	1
J18	PR0_PRU1_GPI5	Y24	I	1
3.0	UART4_TXD		0	_
	PR0_PRU0_GPO13		10	_
	PR0_PRU0_GPI13		I	
	GPIO0_50		10	
	VOUT0_DATA6		0	
	GPMC0_A6		OZ	
	PR0_PRU1_GPO6		0	
U22	PR0_PRU1_GPI6	Y23	I	IO Muxing Options
022	UART5_RXD	125	I	
	PR0_PRU0_GPO14		Ю	
	PR0_PRU0_GPI14		I	
	GPIO0_51		Ю	
	VOUT0_DATA7		0	
	GPMC0_A7		OZ	
	PR0_PRU1_GPO7		0	
T22	PR0_PRU1_GPI7	AA25	-	
122	UART5_TXD	AAZS	0	
	PR0_PRU0_GPO15		Ю	
	PR0_PRU0_GPI15		I	
	GPIO0_52		Ю	
	VOUT0_DATA8		0	
	GPMC0_A8		OZ	
	PR0_PRU1_GPO16		0]
T21	PR0_PRU1_GPI16	1/21	ı]
T21	UART6_RXD	V21	I	1
	PR0_PRU0_GPO17		Ю]
	PR0_PRU0_GPI17		I	1
	GPIO0_53		Ю	1
	VOUTO_DATA9		0	1
	GPMC0_A9		OZ	1
	PR0_PRU1_GPO8		0	1
Do.	PR0_PRU1_GPI8			1
R21	UART6_TXD	W21	0	1
	PR0_PRU0_GPO16		10	1
	PRO_PRUO_GPI16		I	1
	GPIO0_54		IO	
				1



Module Pad	Signal	CPU BALL	Ю	Description / Usage
Wodale Fad	VOUT0_DATA10	CI O DI ILL	0	Description, Gaage
	GPMC0_A10		OZ	
	PR0_PRU1_GPO9		0	
	PRO_PRU1_GPI9		ı	
R20	UART6_RTSn	V20	0	
	PR0_PRU0_GPO0		Ю	
	PRO_PRUO_GPIO		ı	
	GPIO0_55		IO	
	VOUTO_DATA11		0	
	GPMC0_A11		OZ	
	PR0_PRU1_GPO10		0	
	PRO_PRU1_GPI10		Ī	
P20	UART6_CTSn	AA23	i	
	PR0_PRU0_GPO1		IO	
	PRO_PRUO_GPI1		ı	
	GPIO0_56		IO	
	VOUTO_DATA12		0	
	GPMC0_A12		OZ	1
	PRO_PRU1_GPO11		0	1
	PRO_PRU1_GPI11		Ī	-
P19	UART5_RTSn	AB25	0	1
	PRO_PRUO_GPO2		10	1
	PRO_PRUO_GPI2		10	1
	GPIO0_57		IO	1
	VOUT0_DATA13		0	1
	GPMC0_A13		OZ	1
	PRO_PRU1_GPO12		0	
	PRO_PRU1_GPI12		I	
N19	UART5_CTSn	AA24	<u> </u>	IO Muxing Options
	PRO_PRUO_GPO3		10	10 Muxing Options
	PRO_PRUO_GPI3		I	
	GPIO0_58		IO	1
	VOUT0_DATA14		0	
	GPMC0_A14		OZ	
	PRO_PRU1_GPO13		0	
	PRO_PRU1_GPI13		ı	-
N18		Y22		-
	UART4_RTSn		0 10	-
	PRO_PRUO_GPO4			-
	PRO_PRUO_GPI4 GPIOO_59	 	I IO	-
	VOUTO_DATA15		0	1
	GPMC0_A15	_	OZ	1
	PRO_PRU1_GPO14	_	02	1
	PRO_PRU1_GPU14		I	1
M18	UART4_CTSn	AA21	<u> </u>	-
			10	1
	PR0_PRU0_GPO5 PR0_PRU0_GPI5	 	IO I	-
	GPIO0_60	$\overline{}$	IO	1
	_		10	1
	GPMC0_AD0	_	0	1
	PRO_PRU1_GPO8	$\overline{}$	I	1
	PRO_PRU1_GPI8			-
C21	MCASP2_AXR4	A435	10	-
C21	PRO_PRUO_GPOO	M25	10	-
	PRO_PRUO_GPIO	_	1	-
	TRC_CLK	 	0	-
	GPIO0_15		IO	-
	BOOTMODE00		ı	



Module Pad	Signal	CPU BALL	IO	Description / Usage
	GPMC0_AD1		IO	
	PR0_PRU1_GPO9	1	0	
	PR0_PRU1_GPI9	1	I	
	MCASP2_AXR5	1	Ю	
D21	PR0_PRU0_GPO1	N23	IO	
52.	PRO_PRUO_GPI1	1.120	ı	
	TRC_CTL	1	0	
	GPIO0_16	1	10	
	BOOTMODE01	1	<u></u>	
	GPMC0_AD2		IO	
	PR0_PRU1_GPO10	1	0	
	PRO_PRU1_GPI10	1	1	
	MCASP2_AXR6	1	IO	
B20	PRO_PRUO_GPO2	N24	10	
520	PRO_PRUO_GPI2	1121	l I	
	TRC_DATA0	1	0	
	GPIO0_17	-	10	
	BOOTMODE02	-	I	
	GPMC0_AD3		IO	
	PR0_PRU1_GPO11	-	0	
	PR0_PRU1_GPI11	-		
	MCASP2_AXR7	-	IO	
C20	PRO_PRUO_GPO3	N25	10	
C20	PRO_PRUO_GPI3	1123	I	
	TRC_DATA1		0	
	GPIO0_18	-	10	
	BOOTMODE03	-	I	
	GPMC0_AD4		10	IO Muxing Options
	PR0_PRU1_GPO12	-	0	
	PRO_PRU1_GPI12	1		
	MCASP2_AXR8	1	IO	
G22	PRO_PRUO_GPO4	P24	IO	
GZZ	PRO_PRUO_GPI4	F 24		
	TRC_DATA2	1	0	
	GPIO0_19	1	IO	
	BOOTMODE04	1	l I	
	GPMC0_AD5		IO	
	PRO_PRU1_GPO13	1	0	
	PRO_PRU1_GPI13		ı	
	MCASP2_AXR9		IO	
H22	PR0_PRU0_GPO5	P22	10	
	PRO_PRUO_GPI5	1	ı	
	TRC_DATA3		0	
	GPIO0_20	1	IO	
	BOOTMODE05	1	l I	
	GPMC0_AD6		IO	
	PRO_PRU1_GPO14	1	0	1
	PRO_PRU1_GPI14	1	ı	1
	MCASP2_AXR10	1	IO	1
F21	PR0_PRU0_GPO6	P21	IO	
	PRO_PRUO_GPI6	1	1	
	TRC_DATA4	1	0	1
	GPIO0_21	1	10	
	BOOTMODE06	1	1	1
	l .	T.		l .



Module Pad	Signal	CPU BALL	Ю	Description / Usage
- Module Pad	GPMC0_AD7	CPUBALL	IO	Description / Osage
	PR0_PRU1_GPO15		0	
	PRO_PRU1_GPI15			
	MCASP2_AXR11		IO	
G21	PR0_PRU0_GPO7	R23	10	
021	PRO_PRUO_GPI7	1123		
	TRC_DATA5		0	
	GPIO0_22		10	
	BOOTMODE07		<u></u>	
	GPMC0_AD8		IO	
	VOUT0_DATA16		0	
	UART2_RXD		ı	
	MCASP2_AXR0		Ю	
E20	PR0_PRU1_GPO0	R24	0	
	PR0_PRU1_GPI0		I	
	GPIO0_23		Ю	
	BOOTMODE08		ı	
	GPMC0_AD9		Ю	
	VOUT0_DATA17		0	
	UART2_TXD		0	
F20	MCASP2_AXR1	Dat	10	
F20	PR0_PRU1_GPO1	R25	0	
	PR0_PRU1_GPI1		I	
	GPIO0_24		Ю	
	BOOTMODE09		ı	
	GPMC0_AD10		Ю	IO Muxing Options
	VOUT0_DATA18		0	lo Muxing Options
	UART3_RXD		ı	
	MCASP2_AXR2		10	
K22	PR0_PRU1_GPO2	T25	0	
	PR0_PRU1_GPI2		<u> </u>	_
	GPIO0_25		IO	
	OBSCLK0			
	BOOTMODE10		I	
	GPMC0_AD11		10	
	VOUT0_DATA19		0	
	UART3_TXD		0	-
122	MCASP2_AXR3	D21	10 0	-
L22	PR0_PRU1_GPO3 PR0_PRU1_GPI3	R21	ı	1
	TRC_DATA23		0	1
	GPIO0_26		10	1
	BOOTMODE11		I	1
	GPMC0_AD12		IO	1
	VOUTO_DATA20		0	1
	UART4_RXD			
	MCASP2_AFSX		10	1
J21	PR0_PRU0_GPO0	T22	10	
JZ 1	PRO_PRUO_GPIO	122	I	
	TRC_DATA22		0	
	GPIO0_27		10	
	BOOTMODE12		1	1
	DOCTMODETZ	1	- 1	l .



Module Pad	Signal	CPU BALL	Ю	Description / Usage
- Modale Fad	GPMC0_AD13	— CI O DALL	IO	Description / Osage
	VOUTO_DATA21		0	
	UART4_TXD		0	
	MCASP2_ACLKX		Ю	
K21	PR0_PRU0_GPO1	T24	10	
	PRO_PRUO_GPI1		ı	
	TRC_DATA21		0	
	GPIO0_28		IO	1
	BOOTMODE13		I	1
	GPMC0_AD14		IO	
	VOUT0_DATA22		0	
	UART5_RXD		Ī	
	MCASP2_AFSR		IO	1
	PRO_PRUO_GPO2		IO	1
H20	PRO_PRUO_GPI2	U25	I	1
	TRC_DATA20		0	1
	GPIO0_29		10	1
	UART2_CTSn		I	1
	BOOTMODE14		i	-
	GPMC0_AD15		IO	1
	VOUT0_DATA23		0	
	UART5_TXD		0	
	MCASP2_ACLKR		10	-
	PRO_PRUO_GPO3		10	-
J20		U24	I	-
	PRO_PRUO_GPI3			-
	TRC_DATA19		0	-
	GPIO0_30		10	IO Marria a Cartiana
	UART2_RTSn		0	IO Muxing Options
	BOOTMODE15		0	-
	GPMC0_WP# AUDIO_EXT_REFCLK1		10	-
			OZ	-
	GPMC0_A22 UART6_TXD		02	-
D19		K25		-
	PRO_PRUO_GPO15		IO .	-
	PRO_PRUO_GPI15		1	
	TRC_DATA13		0	-
	GPIO0_39		IO	-
	GPMC0_WAIT0	 	10	-
	MCASP1_AFSX	 	10	-
G19	PRO_PRUO_GPO14	U23	10	-
	PRO_PRUO_GPI14			-
	TRC_DATA12		0	-
	GPIO0_37		10	-
	GPMC0_WAIT1		l I	-
	VOUTO_EXTPCLKIN		OZ	-
H19	GPMC0_A21	V25		1
	UART6_RXD		10	1
	GPIO0_38		10	
	EQEP2_I		10	-
	GPMC0_OE#_RE#	 	0	-
	MCASP1_AXR1	 	10	-
A21	PRO_PRUO_GPO10	L24	IO	-
	PRO_PRUO_GPI10		1	-
	TRC_DATA8		0	
	GPIO0_33		Ю	



Module Pad	Signal	CPU BALL	Ю	Description / Usage
	GPMC0_WE#		0	
	MCASP1_AXR0		IO	
F10	PR0_PRU0_GPO11	1.25	Ю	
E19	PRO_PRUO_GPI11	L25	I	
	TRC_DATA9		0	
	GPIO0_34		Ю	
	GPMC0_CS0#		0	
	MCASP2_AXR14		Ю	
610	PR0_PRU0_GPO17	1424	Ю	
C18	PRO_PRUO_GPI17	M21	ı	
	TRC_DATA15		0	
	GPIO0_41		Ю	
	GPMC0_CS1#		0	
	PR0_PRU1_GPO16		0	
	PR0_PRU1_GPI16			
D10	MCASP2_AXR15	121	Ю	
D18	PR0_PRU0_GPO18	L21	Ю	
	PRO_PRUO_GPI18		ı	
	TRC_DATA16		0	
	GPIO0_42		Ю	
	GPMC0_CS2#		0	
	I2C2_SCL		Ю	
	MCASP1_AXR4		Ю	
	UART4_RXD			
F18	PR0_PRU0_GPO19	K22	Ю	
	PR0_PRU0_GPI19			
	TRC_DATA17		0	
	GPIO0_43		Ю	IO Muxing Options
	MCASP1_AFSR		Ю	10 Muxing Options
	GPMC0_CS3#		0	
	I2C2_SDA		Ю	
	GPMC0_A20		ΟZ	
G18	UART4_TXD	K24	0	
GIO	MCASP1_AXR5	K24	Ю	
	TRC_DATA18		0	
	GPIO0_44		Ю	
	MCASP1_ACLKR		Ю	
	GPMC0_CLK		0	
	MCASP1_AXR3		Ю	
	GPMC0_FCLK_MUX		0	
E22	PR0_PRU0_GPO8	P25	10	
	PR0_PRU0_GPI8		ı	
	TRC_DATA6		0	1
	GPIO0_31		10	1
	GPMC0_BE0#_CLE		0	-
	MCASP1_ACLKX		10	-
D22	PRO_PRUO_GPO12	M24	IO	-
	PRO_PRUO_GPI12		<u> </u>	-
	TRC_DATA10		0	-
	GPIO0_35		10	-
	GPMC0_ADV#_ALE		0	-
	MCASP1_AXR2		10	-
B19	PRO_PRUO_GPO9	L23	10	-
	PRO_PRUO_GPI9		<u> </u>	
	TRC_DATA7		0 I0	-
	GPIO0_32		IU	1



Module Pad	Signal	CPU BALL	IO	Description / Usage		
	GPMC0_BE1#		0	i j		
	MCASP2_AXR12	1	10	1		
A18	PR0_PRU0_GPO13	N20	10			
Alo	PR0_PRU0_GPI13	IN2U	ı			
	TRC_DATA11		0			
	GPIO0_36		Ю			
	GPMC0_DIR		0			
	PR0_ECAP0_IN_APWM_OUT		10			
	MCASP2_AXR13		Ю			
A19	PR0_PRU0_GPO16	M22	10			
7112	PR0_PRU0_GPI16	14122	I			
	TRC_DATA14		0			
	GPIO0_40		10			
	EQEP2_S		10			
	MMC1_SDCD		l			
	UART6_RXD		l 			
D13	TIMER_IO6	D17	10			
	UART3_RTSn	4	0	-		
	GPIO1_48		IO	-		
	MMC1_SDWP	4	I	-		
F12	UART6_TXD		0	-		
E13	TIMER_IO7	C17	10	-		
	UART3_CTSn		10	-		
	GPIO1_49		10 10	-		
	MMC1_CMD	_		-		
D12	TIMER_IO5	A21	A21	A21	10 0	-
	UART3_TXD GPIO1_47	_	10	-		
	MMC1_CLK		10	-		
	TIMER_IO4		10	IO Muxing Options		
A12	UART3_RXD	B22	I	-		
	GPIO1_46		10	1		
	MMC1_DAT0		10	1		
	CP_GEMAC_CPTS0_HW2TSPUSH	-	I	1		
	TIMER_IO3		IO			
B10	UART2_CTSn	A22	Ī			
	ECAP2_IN_APWM_OUT		IO			
	GPIO1_45		Ю			
	MMC1_DAT1		10			
	CP_GEMAC_CPTS0_HW1TSPUSH	1	ı			
D11	TIMER_IO2	D21	10			
B11	UART2_RTSn	B21	0			
	ECAP1_IN_APWM_OUT		10			
	GPIO1_44		10			
	MMC1_DAT2		10			
	CP_GEMAC_CPTS0_TS_SYNC		0			
C11	TIMER_IO1	C21	10			
	UART2_TXD		0			
	GPIO1_43		10			
	MMC1_DAT3	_	10	_		
	CP_GEMAC_CPTS0_TS_COMP		0	_		
C12	TIMER_IO0	D22	10	_		
	UART2_RXD	4	l I			
	GPIO1_42		IO			
	MMC2_SDCD	4	I			
D15	MCASP1_ACLKX	A23	IO ·			
	UART4_RXD	_	I			
	GPIO0_71		10			



Module Pad	Signal	CPU BALL	IO	Description / Usage
	MMC2_SDWP		I	,
D16	MCASP1_AFSX	D22	Ю]
	UART4_TXD	B23	0	
	GPIO0_72		10	
	MMC2_CLK		Ю	
A16	MCASP1_ACLKR	D25	Ю	
	MCASP1_AXR5		Ю	
	UART6_RXD		I	
	GPIO0_69		Ю	
	MMC2_DAT0		Ю	
B16	MCASP1_AXR0	B24	Ю	
	GPIO0_68		Ю	
	MMC2_DAT1		10	
B17	MCASP1_AXR1	C25	10	
	GPIO0_67		10	
	MMC2_DAT2		10	
C15	MCASP1_AXR2	E23	10	
0.5	UART5_TXD		0	
	GPIO0_66		10	
	MMC2_DAT3		10	
C17	MCASP1_AXR3	D24	10	
	UART5_RXD		I	
	GPIO0_65		10	
	MMC2_CMD		10	
A 1 F	MCASP1_AFSR	624	10	-
A15	MCASP1_AXR4	C24	10	-
	UART6_TXD		0 I0	IO Musing Ontions
	GPIO0_70 I2C0_SCL		10	IO Muxing Options
	PRO_IEPO_EDIO_DATA_IN_OUT30		10	
	SYNCO_OUT	_	0	1
	OBSCLK0		0	1
	UART1_DCDn		I	1
K4	EQEP2_A	- B16 - -	i	
	EHRPWM_SOCA		0	
	GPIO1_26		IO	
	ECAP1_IN_APWM_OUT		IO	
	SPI2_CS0		IO	
	I2C0_SDA		IO	1
	PRO_IEPO_EDIO_DATA_IN_OUT31	A16	Ю	1
	SPI2_CS2		Ю	1
	TIMER_IO5		Ю	
L4	UART1_DSRn		I	
	EQEP2_B			
	EHRPWM_SOCB		0	
	GPIO1_27		10	
	ECAP2_IN_APWM_OUT		Ю	
E16	I2C1_SDA		10	
	UART1_TXD	A17	0	
	TIMER_IO1		Ю	
	SPI2_CLK		10	
	EHRPWM0_SYNCO		0	
	GPIO1_29		10	
	EHRPWM2_B		10	
	MMC2_SDWP		ı	



Module Pad	Signal	CPU BALL	Ю	Description / Usage	
module r da	I2C1_SCL	CI O DI ILL	IO	Description, osage	
E17	UART1_RXD		I		
	TIMER_IO0		IO		
	SPI2_CS1		IO		
	EHRPWM0_SYNCI	B17	I		
	GPIO1_28	_	IO		
	EHRPWM2_A		IO	1	
	MMC2_SDCD		I	1	
	UARTO_CTS#		i	1	
	SPIO_CS2		IO	1	
	12C3_SCL		IO	1	
	UART2_RXD			1	
	TIMER_IO6		IO		
D4	AUDIO_EXT_REFCLK0	A15	10		
	PRO_ECAPO_SYNC_OUT		0 I0	-	
	GPIO1_22			-	
	MCASP2_AFSX	4	10	-	
	MMC2_SDCD	+	1	-	
	UARTO_RTS#	4	0	-	
	SPIO_CS3		10	-	
	I2C3_SDA		10	-	
	UART2_TXD		0	-	
D3	TIMER_IO7	B15	10		
	AUDIO_EXT_REFCLK1		10		
	PRO_ECAPO_IN_APWM_OUT		IO		
	GPIO1_23		10		
	MCASP2_ACLKX		Ю		
	MMC2_SDWP		I	IO Muxing Options	
	UARTO_RXD	D14	1		
	ECAP1_IN_APWM_OUT		Ю		
E5	SPI2_D0		Ю		
	EHRPWM2_A		Ю		
	GPIO1_20		10		
	UARTO_TXD	E14	0		
	ECAP2_IN_APWM_OUT		Ю		
E4	SPI2_D1		Ю		
	EHRPWM2_B		Ю		
	GPIO1_21		Ю		
	MCASP0_ACLKX	B20	10	_	
	SPI2_CS1	1	10	_	
A 9	ECAP2_IN_APWM_OUT		10	_	
	GPIO1_11		IO	_	
	EQEP1_A		ı	_	
A7 D7	MCASP0_ACLKR	_	10		
	SPI2_CLK	A20 E19	Ю]	
	UART1_TXD		0]	
	EHRPWM0_B		Ю]	
	GPIO1_14		Ю		
	EQEP1_I		Ю		
	MCASP0_AFSR		F10	Ю]
	SPI2_CS0			10]
	UART1_RXD			F10	I
U/	EHRPWM0_A		10		
	GPIO1_13		Ю		
	EQEP1_S		Ю		



Module Pad	Signal	CPU BALL	IO	Description / Usage		
E7	MCASP0_AFSX		Ю			
	SPI2_CS3		Ю			
	AUDIO_EXT_REFCLK1	D20	Ю			
	GPIO1_12		IO			
	EQEP1_B		I			
	MCASP0_AXR3		Ю			
	SPI2_D0		Ю			
	UART1_CTSn	B19	I			
	UART6_RXD		B19	B19	I	
D6	PR0_IEP0_EDIO_DATA_IN_OUT28				Ю	
	ECAP1_IN_APWM_OUT		Ю			
	PR0_UART0_RXD		I			
	GPIO1_7		Ю			
	EQEP0_A		I			
	MCASP0_AXR2		10			
	SPI2_D1		Ю			
	UART1_RTSn		0			
	UART6_TXD		0			
B8	PR0_IEP0_EDIO_DATA_IN_OUT29	A19	Ю			
	ECAP2_IN_APWM_OUT		Ю			
	PR0_UART0_TXD		0			
	GPIO1_8		Ю			
	EQEP0_B		I			
	MCASP0_AXR1		Ю			
	SPI2_CS2		Ю			
	ECAP1_IN_APWM_OUT		Ю			
C8	PR0_UART0_RXD	B18	I			
	EHRPWM1_A		IO			
	GPIO1_9		10	IO Muxing Options		
	EQEPO_S		10			
	MCASPO_AXRO		10			
	PRO_ECAPO_IN_APWM_OUT		10			
0.7	AUDIO_EXT_REFCLK0		10 0	-		
B7	PRO_UARTO_TXD EHRPWM1_B	E18	10	-		
		<u>-</u> - -	10	-		
	GPIO1_10 EQEP0_I			-		
			IO I			
	MCAN0_RX UART5_TXD	- - - E15		-		
	TIMER_IO3		0 10			
	SYNC3_OUT		0			
	UART1_RIn		Ī			
A4	EQEP2_S		10			
	PRO_UARTO_TXD		0			
	GPIO1_25		10			
	MCASP2_AXR1		10			
	EHRPWM_TZn_IN4		I			
	MCANO_TX		0			
	UART5_RXD	†	Ī	1		
А3	TIMER_IO2		IO	1		
	SYNC2_OUT		0	1		
	UART1_DTRn	- C15	0	1		
	EQEP2_I		IO	1		
	PRO_UARTO_RXD		I			
	GPIO1_24		IO	1		
	MCASP2_AXR0		IO	1		
	EHRPWM_TZn_IN3		I	1		
		-1		l .		



Module Pad	Signal	CPU BALL	IO	Description / Usage	
module r dd	SPIO_CLK	CI O DI ILL	IO	Description, osage	
A6	CP_GEMAC_CPTS0_TS_SYNC		0		
	EHRPWM1_A	A14	Ю		
	GPIO1_17		Ю		
B5	SPI0_D0		Ю		
	CP_GEMAC_CPTS0_HW1TSPUSH	D12	ı		
	EHRPWM1_B		B13	Ю	
	GPIO1_18		10		
	SPI0_D1	B14	10		
B4	CP_GEMAC_CPTS0_HW2TSPUSH		I		
7	EHRPWM_TZn_IN0		I		
	GPIO1_19		10		
	SPI0_CS0		10		
C6	EHRPWM0_A	A13	10		
	PRO_ECAPO_SYNC_IN	4	l I		
	GPIO1_15		10		
	SPIO_CS1	4	10		
	CP_GEMAC_CPTS0_TS_COMP		0		
C5	EHRPWMO_B	C13	10		
	ECAPO_IN_APWM_OUT GPIO1_16	_	IO IO	-	
	EHRPWM_TZn_IN5	_	I		
	OSPIO_CS1#		0		
B14	GPIO0_12	G21	10		
	OSPI0_CS2#		0		
	SPI1_CS1		10		
	OSPIO_RESET_OUT1		0		
C14	MCASP1_AFSR	H21	IO		
.	MCASP1_AXR2	1121	10	IO Muxing Options	
	UART5_RXD		I		
	GPIO0_13		Ю		
	OSPIO_CS3#		0		
	OSPI0_RESET_OUT0		0		
	OSPI0_ECC_FAIL		ı		
B13	MCASP1_ACLKR	E24	Ю		
	MCASP1_AXR3		Ю		
	UART5_TXD		0		
	GPIO0_14		10		
	OSPI0_LBCLKO	G25			
A13	UART5_RTSn				
	GPIO0_1				
A.D.4.0	RGMII1_TXC	AE19	IO		
AB13	RMII1_CRS_DV		10		
	GPIO0_74		10		
V/10	RGMII1_TX_CTL	AD10	0		
V12	RMII1_TX_EN GPIO0_73	AD19	0 I0		
	RGMII1_TD0	AE20	0		
Y13	RMII1_TXD0		0		
113	GPIO0_75		10		
W13	RGMII1_TD1		0	1	
	RMII1_TXD1	AD20	0		
	GPIO0_76		10		
AA12	RGMI1_TD2	AE18	0		
	PRO_UARTO_RXD		I		
	GPIO0_77		IO		
				1	



Module Pad	Signal	CPU BALL	IO	Description / Usage
	RGMII1_TD3		0	
W12	PR0_UART0_TXD	AD18	0	
	GPIO0_78		10	
	RGMII1_RXC		I	
AA11	RMII1_REF_CLK	AD17	I	
AATI	PR0_UART0_CTSn	AD17	I	
	GPIO0_80		10	
	RGMII1_RX_CTL		I	
Y11	RMII1_RX_ER	AE17	I	
	GPIO0_79		10	
	RGMII1_RD0		I	
AB12	RMII1_RXD0	AB17	I	
	GPIO0_81		Ю	
	RGMII1_RD1		I	
V11	RMII1_RXD1	AC17	I	
	GPIO0_82		Ю	
	RGMII1_RD2		ı	
W10	PRO_UARTO_RTSn	AB16	0	
	GPIO0_83		10	
Y10	RGMII1_RD3	AA15	ı	
110	GPIO0_84	AATS	Ю	
	RGMII2_TXC		10	
	RMII2_CRS_DV		ı	
Y17	MCASP2_AXR5	AE21	10	
117	PR0_PRU1_GPO1	AEZI	0	
	PRO_PRU1_GPI1		I	
	GPIO0_88		10	IO Muxing Options
	RGMII2_TX_CTL		0	
	RMII2_TX_EN		0	
W16	MCASP2_AXR4	AA19	10	
VVIO	PR0_PRU1_GPO0		0	
	PR0_PRU1_GPI0		I	
	GPIO0_87		10	
	RGMII2_TD0		0	
	RMII2_TXD0		0	
AA15	MCASP2_AXR6	Y18	10	
70013	PR0_PRU1_GPO2		0	
	PR0_PRU1_GPI2		I	
	GPIO0_89		10	_
	RGMII2_TD1	_	0	
	RMII2_TXD1		0	
	MCASP2_ACLKR		10	
AB15	PR0_PRU1_GPO3	AA18	0	
	PR0_PRU1_GPI3		I	
	MCASP2_AXR8		10	
	GPIO0_90		10	
	RGMII2_TD2	_	0	
	MCASP2_AFSX		10	
	PRO_PRU1_GPO4		0	
V17	PR0_PRU1_GPI4	AD21	I	
	PR0_ECAP0_IN_APWM_OUT		10	
	GPIO0_91		10	
	EQEP2_I		Ю	



Module Pad	Signal	CPU BALL	IO	Description / Usage
	RGMII2_TD3		0	
	MCASP2_ACLKX		10	
	PR0_PRU1_GPO16		0	
Y16	PR0_PRU1_GPI16	AC20	I	
110	PR0_ECAP0_SYNC_OUT		0	
	PR0_UART0_CTSn		I	
	GPIO1_0		10	
	EQEP2_S		10	
	RGMII2_RXC		I	
	RMII2_REF_CLK		I	
	MCASP2_AXR1		Ю	
AB18	PR0_PRU0_GPO1	AD23	Ю	
	PR0_PRU0_GPI1		I	
	PR0_ECAP0_SYNC_IN		I	
	GPIO1_2		10	
	RGMII2_RX_CTL		I	
	RMII2_RX_ER		I	
AA17	MCASP2_AXR3	AD22	10	
70(17	PR0_PRU0_GPO0	, NDZZ	10	
	PR0_PRU0_GPI0		I	
	GPIO1_1		10	
	RGMII2_RD0		I	
	RMII2_RXD0	AE23	I	
	MCASP2_AXR2		Ю	
AA18	PR0_PRU0_GPO2		Ю	
	PR0_PRU0_GPI2		I	
	PR0_UART0_RTSn		0	IO Muxing Options
	GPIO1_3		10	
	RGMII2_RD1		I	
	RMII2_RXD1		I	
	MCASP2_AFSR		10	
V18	PRO_PRUO_GPO3	AB20	10	
	PRO_PRUO_GPI3		I	
	MCASP2_AXR7		10	
	GPIO1_4		IO	
	RGMII2_RD2		I	
	MCASP2_AXR0		10	
W/10	PRO_PRUO_GPO4	A 631	10	
W18	PRO_PRUO_GPI4	AC21	- !	
	PRO_UARTO_RXD	_	10	
	GPIO1_5		10	
	EQEP2_A		l I	-
	RGMII2_RD3 AUDIO_EXT_REFCLK0			-
	PRO_PRUO_GPO16		10	
AB16	PRO_PRUO_GPU16 PRO_PRUO_GPI16	AE22	IO I	1
ADIO	PRO_PROU_GPT16 PRO_UARTO_TXD	- AE22	0	1
U19	GPIO1_6	\dashv	10	1
	EQEP2_B	\dashv	I	1
	MDIO0_MDIO		IO	1
	GPIO0_85	AB22	10	1
	MDIO0_MDC		0	
T19	GPIO0_86	AD24	10	1
	3, 100_00		10	



Module Pad	Signal	CPU BALL	Ю	Description / Usage
	EXT_REFCLK1		I	
	SYNC1_OUT		0	
	SPI2_CS3		10	
	SYSCLKOUT0		0	
A10	TIMER_IO4	A18	Ю	
	CLKOUT0		0	IO Muxing Options
	CP_GEMAC_CPTS0_RFT_CLK		I	
	GPIO1_30		Ю	
	ECAP0_IN_APWM_OUT		Ю	
W19	EXTINT#	D16	I	
VV 19	GPIO1_70	D16	Ю	
	:	System Signals		
				Hard Reset to TQMa62xxL including Power
V21	TQMa62xxL_HARD_RST#	-	I	Cycle
				4.7kΩ Pullup on TQMa62xxL
B22	MCU_PORz	D2	1	Cold reset to CPU via MCU_PORz
522				10kΩ Pullup on TQMa62xxL
R6	MCU_RESETz	E11	ı	MCU Domain warm reset
			-	10kΩ Pullup on TQMa62xxL
T18	RESET_REQz	F20	ı	Main Domain warm reset
				10kΩ Pullup on TQMa62xxL
AA14	PORz_OUT	E21	0	Main Domain POR status
				10kΩ Pulldown on TQMa62xxL
M5	MCU_RESETSTATz	B12	0	MCU Domain warm reset status
				10kΩ Pulldown on TQMa62xxL
U20	RESETSTATz	F22	0	Main Domain warm reset status 10kΩ Pulldown on TQMa62xx
V20	TQMa62xxL_PGOOD	_	0	TQMa62xxL PGOOD Status
V 2 0	TQMa02XXL_FGOOD	-	0	TQMa62xxL PMIC Power Button
V14	TQMa62xxL_PWRBT#	-	I	10kΩ Pullup on TQMa62xxL
G6	MCU_ERROR#	D1	10	Error signal output from MCU Domain
	THEO_LIMETUM		.0	V_VDDSHV5 Power Control
			1	Low: V_VDDSHV5 = 1.8V
V15	VSEL_SD	-		High: V_VDDSHV5 = 3.3V
				10K Pullup on TQMa62xxL
		Debug		
H5	TRST#	B10	I	
J5	TDI	A11	I	JTAG Interface
J6	TMS	B11	I	
H4	TDO	D12	OZ	TCK, TMS, TDI: 10kΩ Pullup on TQMa62xxL
K6	TCK	A10	I	
G4	EMU0	E12	Ю	TRST#: 4.7kΩ Pulldown on TQMa62xxL
G3	EMU1	C11	Ю	
		actory Test Only		
R8	TQ_EEPROM_WC#	-	I	
Y14	V_0V85	-	Р	
W22	V_1V8_AUX	-	Р	
H8	V_RTC	-	Р	Factory Test only, do not connect
M6	V_1V1	-	Р	
T9	V_VDD_CORE	-	Р	
V9	V_1V8A	-	Р	
U5, V5, V6, W6	RFU_OR_DGND	-	-	Reserved for future use, do not connect



Module Pad	Signal	CPU BALL	10	Description / Usage
Module Fad	Jigilai	I2C Devices	10	Description / Osage
		12c Devices		RTC Interrupt, Open-Drain.
F5	RTC_INT#	-	0	Pullup required (typ. 10kΩ)
H7	RTC_CLKOUT	-	0	RTC Clock Output
1.5	TEAAD ALEDT			Programmable Alert Output, Open-Drain.
L5	TEMP_ALERT	-	0	Pullup required (typ. 4.7kΩ)
				Customer EEPROM Write Protection
F6	CUST_EEPROM_WC#	_	- 1	Control
10	COST_ELI NOM_WE#		•	Low / Float: Write enabled
				High: Read only
F9	SE_ISO7816_IO1	-	10	
D9	SE_ISO7816_IO2	-	10	
E8	SE_ISO7816_CLK	-		CECL + C
F8	SE_ISO7816_RST#	-	<u> </u>	SEC Interface
D10	SE_ISO14443_LA	-	10 10	_
G9 C9	SE_ISO14443_LB SE_ENA	-	IU I	4
C9	SE_EINA	CSI	- 1	
Y8	CSIO_RXCLKN	AD15	ı	
Y7	CSIO_RXCLKP	AE15	<u>'</u>	CSI-2 Differential Receive Clock Input
AB10	CSIO_RXN0	AB14	i	
AB9	CSIO_RXP0	AC15	i	-
AA9	CSI0_RXN1	AD14	i	-
AA8	CSIO_RXP1	AE14	i	=
AB7	CSI0_RXN2	AD13	i	CSI-2 Differential Receive Input
AB6	CSIO_RXP2	AE13	Ī	-
AA6	CSI0_RXN3	AB12	I	
AA5	CSI0_RXP3	AC13	ı	
		OLDI		
Y1	OLDI0_CLK0P	AE3	Ю	
W1	OLDI0_CLK0N	AD4	Ю	– – OLDI Differential Clock
AA2	OLDI0_CLK1P	AD5	Ю	OLDI Dillerentiai Ciock
Y2	OLDI0_CLK1N	AE4	Ю	
L1	OLDI0_A0P	Y6	Ю	
K1	OLDI0_A0N	AA5	Ю	_
M2	OLDI0_A1P	AB4	Ю	
L2	OLDI0_A1N	AD3	10	
P1	OLDIO_A2P	AA8	Ю	1
N1	OLDIO_A2N	Y8	10	4
R2	OLDIO_A3P	AA7	10	4
P2	OLDIO_A3N	AB6	10	OLDI Differential Data
T3	OLDIO_A4P	AC5	10	4
R3	OLDIO_A4N	AC6	10	4
U1	OLDIO_A5P	AD6	10	4
T1	OLDIO_A5N	AE5	10	4
V2	OLDIO_A6P	AD7	10	-
U2	OLDIO_A6N	AE6	10	-
W3	OLDIO_A7P	AE7	10	-
V3	OLDI0_A7N	AD8	Ю	



Module Pad	Signal	CPU BALL	Ю	Description / Usage
- Module Fau	Jighai -	MCU Domain	- 10	Description / Osage
	MCU_SPI0_CLK	WCO DOMAIN	IO	
D1	MCU_GPIO0_2	A7	IO	-
	MCU_SPI0_D0		IO	1
E1	MCU_GPIO0_3	D9	10	-
	MCU_SPI0_D1		IO	1
E2	MCU_GPIO0_4	C9	IO	1
	MCU_SPI0_CS0		IO	
F2	WKUP_TIMER_IO1	E8	IO	
	MCU_GPIO0_0		IO	
	MCU_SPI0_CS1		IO	
	MCU_OBSCLK0		0	
	MCU_SYSCLKOUT0		0	
F3	MCU_EXT_REFCLK0	B8	ī	
	MCU_TIMER_IO1		IO	
	MCU_GPIO0_1		IO	
	MCU_UARTO_RXD		ı	
J3	MCU_GPIO0_5	B5	IO	
	MCU_UARTO_TXD		0	
K3	MCU_GPIO0_6	A5	IO	
	MCU_UARTO_CTS#		ı	
	MCU_TIMER_IO0		Ю	
N4	MCU_SPI1_D0	A6	Ю	
	MCU_GPIO0_7		Ю	
	MCU_UARTO_RTS#		0	
D.4	MCU_TIMER_IO1	DC	Ю	IO Marria a Cartia a -
P4	MCU_SPI1_D1	B6	Ю	IO Muxing Options
	MCU_GPIO0_8		Ю	
Ma	MCU_I2C0_SCL	40	Ю	
M3	MCU_GPIO0_17	A8	Ю	
N3	MCU_I2C0_SDA	D10	Ю	
IN3	MCU_GPIO0_18	010	Ю	
	MCU_MCAN0_RX		ı	
G1	MCU_TIMER_IO0	B3	Ю	
GI	MCU_SPI1_CS3	D3	Ю	
	MCU_GPIO0_14		Ю	
	MCU_MCAN0_TX		0	
H1	WKUP_TIMER_IO0	D6	Ю	
111	MCU_SPI0_CS3		Ю	
	MCU_GPIO0_13		10	
	MCU_MCAN1_RX		l	
	MCU_TIMER_IO3		Ю	
H2	MCU_SPI0_CS2	D4	Ю	
112	MCU_SPI1_CS2		Ю	
	MCU_SPI1_CLK		IO	
	MCU_GPIO0_16		Ю	
	MCU_MCAN1_TX		0	
	MCU_TIMER_IO2		10	
J2	MCU_SPI1_CS1	E5	Ю	
	MCU_EXT_REFCLK0		1	
	MCU_GPIO0_15		Ю	



Module Pad	Signal	CPU BALL	IO	Description / Usage			
		WKUP Domain					
E14	WKUP_CLKOUT0	Λ12	0				
C14	MCU_GPIO0_23	A12	Ю				
	WKUP_UARTO_RXD		ı				
C3	MCU_SPI0_CS2	B4	10				
	MCU_GPIO0_9		Ю				
	WKUP_UART0_TXD		0				
C2	MCU_SPI1_CS2	C5	10				
	MCU_GPIO0_10		Ю				
	WKUP_UARTO_CTS#		ı				
D.O.	WKUP_TIMER_IO0		10	IO Marria a Continua			
B2	MCU_SPI1_CS0	C6	10	IO Muxing Options			
	MCU_GPIO0_11		Ю				
	WKUP_UARTO_RTS#		0				
D1	WKUP_TIMER_IO1		Ю				
B1	MCU_SPI1_CLK	A4	Ю				
	MCU_GPIO0_12		Ю				
D.F.	WKUP_I2C0_SDA	4.0	Ю				
R5	MCU_GPIO0_20	A9	Ю				
25	WKUP_I2C0_SCL	20	Ю				
P5	MCU_GPIO0_19	B9	Ю				
		USB					
AB4	USB0_DP	AD11	Ю	Differential Data Line LICES 0			
AB3	USB0_DM	AE11	10	Differential Data Line USB2.0			
	USB0_VBUS			USB Level-shifted VBUS Input			
AA3		AC11	I	See Chapter Error! Reference source not			
				found.			
G 7	USB0_DRVVBUS	C20	0	USB VBUS Control Output (active high)			
G/	GPIO1_50	C20	Ю	IO Muxing Options			
Y5	USB1_DP	AE9	Ю	Differential Data Line USB2.0			
Y4	USB1_DM	AD10	Ю	Differential Data Life 03B2.0			
				USB Level-shifted VBUS Input			
W4	USB1_VBUS	AB10	I	See Chapter Error! Reference source not			
				found.			
R18	USB1_DRVVBUS	F18	0	USB VBUS Control Output (active high)			
NIO	GPIO1_51	F10	Ю	IO Muxing Options			
		Input Power Supply	y				
Y20, Y21, AA20,				Module Main Power supply			
AA22, AB20,	V_3V3_IN	-	Р	Add some blocking capacitors for heavy			
AB21				load transients (typ. 47…100μF)			
E11	V_RTC_IN	-	Р	RTC Power supply			
U8	V_VPP	J8	Р	Used for OTP eFuses programming.			
30				Must be ramped up after device power up			
		Output Power Supp	ly	1			
Т7				V_1V8 power supply			
	V_1V8	-	0	Max. 100 mA			
				Should be used for Boot-Strapping			
N6	V_3V3	-	0	V_3V3 power supply			
	_		<u> </u>	Max. 100 mA			
W15	V_VDDSHV5	G17	0	V_VDDSHV5 power supply			
				Max. 20 mA			



Module Pad	Signal	CPU BALL	Ю	Description / Usage
Ground				
A2, A5, A8, A11, A14, A17, A20, B3, B6, B9, B12, B15, B18, B21, C1, C4, C7, C10, C13, C16, C19, C22, D2, D5, D8, D11, D14, D17, D20, E3, E6, E9, E10, E12, E15, E18, E21, F1, F4, F7, F19, F22, G2, G5, G8, G20, H3, H6, H9, H18, H21, J1, J4, J19, J22, K2, K5, K20, L3, L6, L18, L21, M1, M4, M19, M22, N2, N5, N20, P3, P6, P18, P21, R1, R4, R7, R9, R19, R22, T2, T4, T5, T6, T8, T20, U3, U4, U6, U7, U9, U18, U21, V1, V4, V7, V8, V10, V13, V16, V19, V22, W2, W5, W7, W8, W9, W11, W14, W17, W20, W21, Y3, Y6, Y9, Y12, Y15, Y18, Y19, Y22, AA1, AA4, AA7, AA10, AA13, AA16, AA19, AA21, AB2, AB5, AB8, AB11, AB14, AB17, AB19	DGND	-	Р	Digital Ground

4. **SOFTWARE**

The TQMa62xxL is shipped with a specially adapted bootloader, which is configured for use on an MBa62xx. This bootloader contains module specific as well as board specific adjustments like e.g.

- CPU configuration
- RAM configuration / timing
- Muxing
- Clocks
- Driver strengths


When using a different bootloader this data has to be adapted. Details can be requested from TQ support. More information can be found in the Support Wiki for the TQMa62xxL.



5. MECHANICS

5.1 TQMa62xxL dimensions and footprint

The overall dimensions (length \times width) of the TQMa62xxL are 38.0 mm \times 38.0 mm (\pm 0.1 mm). The mass of TQMa62xxL is TBD.



	Heigth [mm]					
Dimension	Value	Tolerance	Comment			
Α	0.125	+0.075/-0.025	Board to board distance			
В	1.60	±0.16	PCB thickness			
С	0.93	±0.08	CPU height			
C1	1.32	±0.20	Ceramic capacitor (highest part)			
D	0.57	±0.15	Component height below module			
E	2.68	±0.18	Overall height to CPU surface			
E1	3.07	±0.26	Overall height to ceramic capacitor			

99.73 % of all modules will meet the tolerance specified in table above. Height values of 3D model may differ from this drawing.




Figure 16: Dimensions TQMa62xxL



5.2 TQMa62xxL component placement and labeling

The label AK1 includes TQ serial number, MAC address, and product name.




Figure 17: TQMa62xxL top view

5.3 Protection against external effects


As an embedded module the TQMa62xxL is not protected against dust, external impact and contact (IP00). Adequate protection has to be guaranteed by the surrounding system.

5.4 Thermal management

The power dissipation mainly depends on the software used and can vary according to the application. The power dissipation mainly arises at the processor, the switching regulators and the LPDDR4 devices. It is the customer's responsibility to define a suitable cooling method for his use case.

Attention: Destruction or malfunction, TQMa62xxL cooling

The AM62x belongs to a performance category in which a cooling system is essential.





Particularly the tolerance chain (PCB thickness, board warpage, BGA balls, BGA package, thermal pad, heatsink) as well as the maximum pressure on the AM62x must be taken into consideration when connecting the heat sink, see **Error! Reference source not found.** The AM62x is not necessarily the highest component.

Inadequate cooling connections can lead to overheating of the TQMa62xxL and thus malfunction, deterioration or destruction.



5.5 Structural requirements

The TQMa62xxL has to be soldered on the carrier board. The TQMa62xxL is held on the mainboard by the holding force of the solder connections from the LGA pads and requires no further fastening measures. If there are high requirements for vibration and shock resistance, a module holder must be provided in the final application to additionally hold the module in position. Since no heavy and large components are used, there are no further requirements.

Attention: Note on equipping the base board



To ensure a high-quality connection of the LGA pads when reflow soldering the TQMa62xxL, the LGA pads must be free of grease and contamination. Please contact <u>TQ-Support</u> for soldering instructions (6).



6. SAFETY REQUIREMENTS AND PROTECTIVE REGULATIONS

6.1 EMC

The TQMa62xxL was developed according to the requirements of electromagnetic compatibility (EMC). Depending on the target system, anti-interference measures may still be necessary to guarantee the adherence to the limits for the overall system. Following measures are recommended:

- Robust ground planes (adequate ground planes) on the printed circuit board
- A sufficient number of blocking capacitors in all supply voltages
- Fast or permanent clocked lines (e.g., clock) should be kept short; avoid interference of other signals by distance and/or shielding besides, take note of not only the frequency, but also the signal rise times
- Filtering of all signals, which can be connected externally (also "slow signals" and DC can radiate RF indirectly)

6.2 ESD

In order to avoid interspersion on the signal path from the input to the protection circuit in the system, the protection against electrostatic discharge should be arranged directly at the inputs of a system.

As these measures always have to be implemented on the carrier board, no special preventive measures were planned on the TQMa62xxL.

Following measures are recommended for a carrier board:

Generally applicable: Shielding of the inputs (shielding connected well to ground / housing on both ends)

Supply voltages: Protection by suppressor diode(s)
 Slow signal lines: RC filtering, Zener diode(s)

• Fast signal lines: Integrated protective devices (e.g., suppressor diode arrays)

6.3 Operational safety and personal security

Due to the occurring voltages (≤ 3.3 V DC), tests with respect to the operational and personal safety haven't been carried out.

6.4 Climatic and operational conditions

The temperature range, in which the TQMa62xxL works reliably, strongly depends on the installation situation (heat dissipation by heat conduction and convection); hence, no fixed value can be given for the whole assembly.

In general, a reliable operation is given when following conditions are met:

Table 13: Climate and operational conditions industrial temperature range

Parameter	Range	Remark	
Environmental temperature	−40 °C to +85 °C	With appropriate cooling	
Permitted storage temperature	−40 °C to +100 °C	_	
Relative humidity (operating / storage)	10 % to 90 %	Not condensing	

6.5 Intended Use

TQ DEVICES, PRODUCTS AND ASSOCIATED SOFTWARE ARE NOT DESIGNED, MANUFACTURED OR INTENDED FOR USE OR RESALE FOR THE OPERATION IN NUCLEAR FACILITIES, AIRCRAFT OR OTHER TRANSPORTATION NAVIGATION OR COMMUNICATION SYSTEMS, AIR TRAFFIC CONTROL SYSTEMS, LIFE SUPPORT MACHINES, WEAPONS SYSTEMS, OR ANY OTHER EQUIPMENT OR APPLICATION REQUIRING FAIL-SAFE PERFORMANCE OR IN WHICH THE FAILURE OF TQ PRODUCTS COULD LEAD TO DEATH, PERSONAL INJURY, OR SEVERE PHYSICAL OR ENVIRONMENTAL DAMAGE. (COLLECTIVELY, "HIGH RISK APPLICATIONS")

You understand and agree that your use of TQ products or devices as a component in your applications are solely at your own risk. To minimize the risks associated with your products, devices and applications, you should take appropriate operational and design related protective measures.

You are solely responsible for complying with all legal, regulatory, safety and security requirements relating to your products. You are responsible for ensuring that your systems (and any TQ hardware or software components incorporated into your



systems or products) comply with all applicable requirements. Unless otherwise explicitly stated in our product related documentation, TQ devices are not designed with fault tolerance capabilities or features and therefore cannot be considered as being designed, manufactured or otherwise set up to be compliant for any implementation or resale as a device in high risk applications. All application and safety information in this document (including application descriptions, suggested safety precautions, recommended TQ products or any other materials) is for reference only. Only trained personnel in a suitable work area are permitted to handle and operate TQ products and devices. Please follow the general IT security guidelines applicable to the country or location in which you intend to use the equipment.

6.6 Export Control and Sanctions Compliance

The customer is responsible for ensuring that the product purchased from TQ is not subject to any national or international export/import restrictions. If any part of the purchased product or the product itself is subject to said restrictions, the customer must procure the required export/import licenses at its own expense. In the case of breaches of export or import limitations, the customer indemnifies TQ against all liability and accountability in the external relationship,irrespective of the legal grounds. If there is a transgression or violation, the customer will also be held accountable for any losses, damages or fines sustained by TQ. TQ is not liable for any delivery delays due to national or international export restrictions or for the inability to make a delivery as a result of those restrictions. Any compensation or damages will not be provided by TQ in such instances.

The classification according to the European Foreign Trade Regulations (export list number of Reg. No. 2021/821 for dual-use-goods) as well as the classification according to the U.S. Export Administration Regulations in case of US products (ECCN according to the U.S. Commerce Control List) are stated on TQ's invoices or can be requested at any time. Also listed is the Commodity code (HS) in accordance with the current commodity classification for foreign trade statistics as well as the country of origin of the goods requested/ordered.

6.7 Warranty

TQ-Systems GmbH warrants that the product, when used in accordance with the contract, fulfills the respective contractually agreed specifications and functionalities and corresponds to the recognized state of the art.

The warranty is limited to material, manufacturing and processing defects. The manufacturer's liability is void in the following cases:

- Original parts have been replaced by non-original parts.
- Improper installation, commissioning or repairs.
- Improper installation, commissioning or repair due to lack of special equipment.
- Incorrect operation
- Improper handling
- Use of force
- Normal wear and tear

6.8 Reliability and service life

For the TQMa62xxL, a constant error rate results in an MTBF of approximately 1,123,152 hours (TQMa6254L).

Attention must be paid to a construction that is insensitive to vibration and shock.

Service life-limiting components such as electrolytic capacitors were not used.

6.9 Environment protection

6.9.1 RoHS

The TQMa62xxL is manufactured RoHS compliant.

- All components and assemblies are RoHS compliant
- The soldering processes are RoHS compliant

6.9.2 WEEE®

The final distributor is responsible for compliance with the WEEE® regulation.

Within the scope of the technical possibilities, the TQMa62xxL was designed to be recyclable and easy to repair.

6.10 REACH®

The EU-chemical regulation 1907/2006 (REACH® regulation) stands for registration, evaluation, certification and restriction of substances SVHC (Substances of very high concern, e.g., carcinogen, mutagen and/or persistent, bio accumulative and toxic).



Within the scope of this juridical liability, TQ-Systems GmbH meets the information duty within the supply chain with regard to the SVHC substances, insofar as suppliers inform TQ-Systems GmbH accordingly.

6.11 EuP

The Ecodesign Directive, also Energy using Products (EuP), is applicable to products for the end user with an annual quantity >200,000. The TQMa62xxL must therefore always be seen in conjunction with the complete device.

The available standby and sleep modes of the components on the TQMa62xxL enable compliance with EuP requirements for the TQMa62xx.

6.12 Statement on California Proposition 65

California Proposition 65, formerly known as the Safe Drinking Water and Toxic Enforcement Act of 1986, was enacted as a ballot initiative in November 1986. The proposition helps protect the state's drinking water sources from contamination by approximately 1,000 chemicals known to cause cancer, birth defects, or other reproductive harm ("Proposition 65 Substances") and requires businesses to inform Californians about exposure to Proposition 65 Substances.

The TQ device or product is not designed or manufactured or distributed as consumer product or for any contact with end-consumers. Consumer products are defined as products intended for a consumer's personal use, consumption, or enjoyment. Therefore, our products or devices are not subject to this regulation and no warning label is required on the assembly.

Individual components of the assembly may contain substances that may require a warning under California Proposition 65. However, it should be noted that the Intended Use of our products will not result in the release of these substances or direct human contact with these substances. Therefore you must take care through your product design that consumers cannot touch the product at all and specify that issue in your own product related documentation.

TQ reserves the right to update and modify this notice as it deems necessary or appropriate.

6.13 Battery

No batteries are used on the TQMa62xxL.

6.14 Packaging

By environmentally friendly processes, production equipment and products, we contribute to the protection of our environment. To be able to reuse the TQMa62xxL, it is produced in such a way (a modular construction) that it can be easily repaired and disassembled. The energy consumption of this subassembly is minimised by suitable measures. The TQMa62xxL is delivered in reusable packaging.

6.15 Other entries

The energy consumption of this subassembly is minimised by suitable measures.

Because currently there is still no technical equivalent alternative for printed circuit boards with bromine-containing flame protection (FR-4 material), such printed circuit boards are still used.

No use of PCB containing capacitors and transformers (polychlorinated biphenyls).

These points are an essential part of the following laws:

- The law to encourage the circular flow economy and assurance of the environmentally acceptable removal of waste as at 27.9.94 (Source of information: BGBI I 1994, 2705)
- Regulation with respect to the utilization and proof of removal as at 1.9.96 (Source of information: BGBl I 1996, 1382, (1997, 2860))
- Regulation with respect to the avoidance and utilization of packaging waste as at 21.8.98 (Source of information: BGBI I 1998, 2379)
- Regulation with respect to the European Waste Directory as at 1.12.01 (Source of information: BGBI I 2001, 3379)

This information is to be seen as notes. Tests or certifications were not carried out in this respect.



7. APPENDIX

7.1 Acronyms and definitions

The following acronyms and abbreviations are used in this document:

Table 14: Acronyms

Acronym	Meaning
ADC	Analog/Digital Converter
AIN	Analog In
ARM [®]	Advanced RISC Machine
AVS	Adaptive Voltage Scaling
BIOS	Basic Input/Output System
BSP	Board Support Package
CAN	Controller Area Network
DC	Direct Current
DDR3L	Double Data Rate Type three Low voltage
DIN	Deutsche Industrie Norm
DVS	Dynamic Voltage Scaling
EEPROM	Electrically Erasable Programmable Read-only Memory
EMC	Electro-Magnetic Compatibility
eMMC	embedded Multi-Media Card
EN	Europäische Norm
ESD	Electro-Static Discharge
EU	European Union
EuP	Energy using Products
FR-4	Flame Retardant 4
GMII	Gigabit Media Independent Interface
GPIO	General Purpose Input/Output
GPMC	General Purpose Memory Controller
I2C	Inter-Integrated Circuit
I2S	Inter-Integrated Sound
IP	Ingress Protection
JTAG	Joint Test Action Group
LCD	Liquid Crystal Display
MAC	Media Access Control
MCASP	Multichannel Audio Serial Port
MCSPI	Multichannel Serial Port Interface
MD	Management Data
MII	Media-Independent Interface
MMC	Multi-Media Card
MTBF	Mean operating Time Between Failures



7.1 Acronyms and definitions (continued)

Table 14: Acronyms (continued)

Acronym	Meaning
n.a.	Not Available
NC	Not Connected
PCB	Printed Circuit Board
PCMCIA	People Can't Memorize Computer Industry Acronyms
PD	Pull-Down
PHY	Physical (layer of the OSI model)
PMIC	Power Management Integrated Circuit
PRCM	Power and Clock Management
PU	Pull-Up
PWM	Pulse-Width Modulation
RC	Resistor-Capacitor
REACH®	Registration, Evaluation, Authorisation (and restriction of) Chemicals
RF	Radio Frequency
RFU	Reserved for Future Usage
RGB	Red Green Blue
RGMII	Reduced Gigabit Media Independent Interface
RMII	Reduced Media Independent Interface
RoHS	Restriction of (the use of certain) Hazardous Substances
ROM	Read-Only Memory
RTC	Real-Time Clock
SD	Secure Digital
SDIO	Secure Digital Input Output
SDRAM	Synchronous Dynamic Random Access Memory
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver/Transmitter
UM	User's Manual
USB	Universal Serial Bus
WEEE [®]	Waste Electrical and Electronic Equipment
WP	Write-Protection
WXGA	Wide Extended Graphics Array



7.2 References

Table 15: Further applicable documents

No.	Name	Rev. / Date	Company
(1)	AM62x Sitara Processors Datasheet	A / Nov. 2022	<u>Texas Instruments</u>
(2)	AM62x Processors Silicon Revision 1.0 Technical Reference Manual	A / Nov 2022	<u>Texas Instruments</u>
(3)	AM62x Processor Errata	A / Jul. 2022	<u>Texas Instruments</u>
(4)	MBa62xx User's Manual	– current –	<u>TQ-Systems</u>
(5)	Support-Wiki for the TQMa62xxL	– current –	<u>TQ-Systems</u>
(6)	Processing instructions for TQMa62xxL	– current –	TQ-Systems

